		of Questions : 8] SEAT No. :
PD-	-409	96 [Total No. of Pages : 2
		[6402]-56
		SE. (IT)
	L	OGIC DESIGN & COMPUTER ORGANIZATION
		(2019 Pattern) (Semester - III) (214442)
		ons to the candidates:  [Max. Marks: 70]
	1)	Answer Q1 or Q2, Q3 or Q4, Q5 or Q6, Q7 or Q8.
	<i>2</i> )	Figures to the right indicate full marks.
	<i>3</i> )	Assume Suitable data, if necessary.
<i>Q1</i> )	a)	Draw and Explain in detail Internal diagram of Decade counter IC 7490.  [6]
	b) \	Differentiate between Synchronous Counter and Asynchronous Counter.  [6]
	c)	Draw & Explain 3-bit Asynchronous Up-Counter using MS J-K flip flop (IC7476). [5]
<b>Q2</b> )	a)	Draw Circuit diagram of 3-bit SIPO shift Register using D flip flop. Explain its working.
	b)	List the various applications of Counter. [6]
	c)	Draw Pin Configuration of IC 7476. Explain the function of Preset and Clear. [5]
<b>Q</b> 3)	a)	Design and explain Hardwired Control Unit. [6]
	b)	Explain in brief different functional units of computer system. [6]
1	c)	What are the typical registers in a CPU? State the purpose of each type of registers.  [6]
		OR P.T.O.

<b>Q4</b> )	a)	Explain and draw basic structure of Harvard architecture. Write the difference between Harvard and Von Neumann architecture.	the [ <b>6</b> ]		
	b)	Write micro-operations for any <b>ONE</b> : fetch, indirect, execute, interru	upt [ <b>6</b> ]		
	c)	Draw & explain typical organization of microprogrammed control unit.	[6]		
Q5)	a)	What is mean by Instruction format? Explain 0-1-2-3 address form with suitable example?	ats [ <b>6</b> ]		
	b)	What is meant by Machine Instruction? Explain various Operand typused in Machine Instruction.	pes [ <b>6</b> ]		
	c)	Draw and explain Symmetric Multiprocessors Architectures.	[5]		
		OR OR			
<b>Q6</b> )	a)	Differentiate between RISC and CISC Architecture.	[6]		
	b) §	What is mean by interrupt? Explain step by step interrupt handli procedure of microprocessors.	ing [ <b>6</b> ]		
	c)	List the advantages & applications of multiprocessor systems.	[5]		
<i>Q7</i> )	a)	Draw Memory Hierarchy. What is the objective of organizing different memories at the different hierarchy?	ent [ <b>6</b> ]		
	b)	Consider a cache consisting of 16 words. Each block consists of 4 words Size of main memory is 256 bytes. Find number of bits in each of 1 TAG & WORD fields for fully associative mapped cache.	, y		
	c)	Write a note on any <u>ONE</u> : Programmed I/O, Interrupt Driven I/O.	[6]		
00)	,	OR OR			
Q8)	a)	Along with suitable diagram explain set associative cache mappi technique.	ing [ <b>6</b> ]		
į	b)	Along with suitable diagram explain following cache Write Strategies: i) Write Through ii) Write Back	[6]		
	c)	Describe the typical signals used to connect memory to processor.	[6]		
[6402]-56					