Total No. of Questions—8]

possible states if initial state is 1100.

[Total No. of Printed Pages—2

Seat	
No.	8

## (I Sem.) EXAMINATION, 2018

## ELECTRONICS AND LOGIC DESIGN **DIGITAL**

## (2015 PATTERN)

Tiı	me	Two Hours	Maximum	Marks : 50
<i>N.</i> .	<i>B.</i> :-	– (i) Answer Q. Nos. 1 or	2, 3 or 4, 5 or 6	and 7 or 8.
		(ii) Neat diagram must be	drawn wherever n	ecessary.
		(iii) Assume suitable data,	if necessary.	
		,		
1.	(a)	Do the following	500	[6]
		(i) $(27.50)_2$ - $(68.75)_2$ Using 2's	complement method.	
		(ii) Convert the decimal number	25 into	
		Binary format, Excess -3 for	mat and BCD format	
	(b)	Design Full subtractor circuit using deco	oder IC 74138	[6]
		6.	OR	2 3
2	(a)	Define following terms related to logic to	amilies	[6]
		(i) Power dissipation		5
		(ii) Fan-in		4.
		(iii) Fan-out		
		(iv) Noise margin		
		(v) Propagation delay		1,20
		(vi) Figure of Merit		0,
	(b)	Draw and explain 4 bit BCD adder using	g IC 7483.	[6]
			0 0	, , ,
3	(a)	Compare Asynchronous counter with S	ynchronous counter. Design	1 MOD 11 up [6]
		counter using IC 74191.	6.1	1 [-]
	(b)	Draw and explain 4 bit Ring counter. W	rite the Truth Table for san	ne showing all

[6]

4	(a) (b)	Design and draw MOD 56 counter using IC 7490 and explain its operation.  Draw and explain 4 bit SISO and SIPO shift register. Give applications of each.	[6] [6]
	(0)	said supplied to the supplied to sufficient to sufficient to supplied to the s	[0]
5	(a)	Draw ASM chart for 2bit binary up counter with mode control input M such that For $M = 1$ Counter counts Up	[7]
		For $M = 0$ Counter holds present state.	
		Design the circuit using multiplexer controller method.	
	(b)	Design 4:1 multiplexer using suitable PAL	[6]
	` '		[0]
		OR	
6	(a)	Design 3 bit Binary to Gray code converter using suitable PLA	[7]
•	(b)	Draw and explain Internal Architecture of CPLD in detail.	[6]
7	(a)	What is VHDL? Explain components of VHDL in detail with example of 2 input	[6]
′	(a)	AND gate.	[0]
	(b)	Write VHDL code (Entity and Architecture) for 4:1 Multiplexer using Dataflow	[7]
	(0)	modeling method	r,1
		OR	
8	(a)	Compare sequential and concurrent statements in VHDL with suitable example	[6]
	(b)	Write VHDL code (Entity and Architecture) in Behavior modeling style for 2 bit	[7]
		synchronous up/down counter. Consider	
		Mode = 0 Up counting	
		Mode = 1 Down counting	
			5
		9,3	
		9.	
[53	352]-5	2 P. A. S.	
_	-		