Total No. of Que		of Questions : 8] SEAT No. :		
P3665		[Total No. of Pages : 2		
		[5461]-561		
B.E. (E&TC)				
VLSI DESIGNAND TECHNOLOGY				
		(2015 Pattern)		
Time	o • 2 3	[Max. Marks: 70		
Insu	ruciio 1)	ons to the candidates; Answer Q. 1 or Q. 2, Q. 3 or Q.4 Q.5 or Q.6 and Q.7 or Q.8.		
	<i>2)</i>	Neat diagrams must be drawn wherever necessary.		
	<i>3)</i>	Figures to the right side indicate full marks.		
	<i>4)</i>	Use of calculator is allowed.		
	<i>5)</i>	Assume suitable data if necessary.		
	3)	71ssume summer und ly necessary.		
Q1)	a)	Explain subprograms in detail. [6]		
		i) Functions and		
	6	ii) Procedures		
	b)	Write short note on clock distribution technique. [7]		
	c)	Draw CPLD XC9500 series architecture and explain in detail. [7]		
		OR		
<i>Q2)</i>	a)	Draw HDL design flow and explain in brief. [6]		
	b)	Explain clock skew and write in detail about positive and negative clock		
		skew. [7]		
	c)	Draw and explain the architecture of FPGA XC4000 series with neat		
		diagram.		
		\$5°.		
()2)	-) 4			
<i>Q3</i> )	a)	Explain CMOS inverter circuit with neat diagram and plot voltage transfer		
		characteristics. [8]		
	b)	Explain static and dynamic power dissipation analysis of CMOS inverter		
		circuit. [8]		
		OR		
Q4)	a)	Explain in detail latch up effect, latch up prevention techniques and		
2"	<i>~)</i>	comment on system level approach to avoid latch ups. [8]		

Draw circuit diagram of transmission gate and explain in detail.

b)

[8]

<b>Q5)</b> a)	Write in detail lambda rules with diagram.	[10]		
b)	Explain cross talk in detail.	[8]		
OR				
<b>Q6)</b> a)	Write in detail micron based design rules.	[10]		
b)	Write short note on Layout Vs Schematic and Explain LVs process.	S checking [8]		
<b>Q7)</b> a)	What is JTAG, explain in detail.	[8]		
b)	Explain Built in Self Test (BIST).	[8]		
	OR			
<b>Q8)</b> a)	Draw and explain architecture of TAP controller.	[8]		
b)	Describe types of faults? Explain with schematics.	[8]		
		N. S.		

[5461]-561